| |
PCI
Interface
PCI rev 2.2 compliant interface
Support of DMA and bus
mastering
Camera
Support
Support of single-tap and dual-tap analog cameras
Support of high-resolution cameras, typically up to
1300 x 1030 pixels
Interlaced or progressive scanning
Asynchronous reset and shutter control
Camera pixel clock support
Typical configurations supported
-
Two independent single-tap cameras
-
One dual-tap camera
Timing
Generators
Two independent timing generators
The
timing generator X supports analog and digital synchronization
The timing generator Y only supports digital synchronization
A digital synchronization requires H, V and pixel clock
signals from the camera while an analog synchronization
only uses the video signal
Frame
Buffer
8 Mbyte SDRAM frame buffer
Block
Diagram |
|

Camera
Connection
Two
DB15HD connectors on the main bracket including:
Differential / single ended video inputs (75 ohms)
Reset, VD, HD, exposure control and pixel clock lines
Specific connection for 12 V camera supply
I/O
Connections
Trigger-strobe
(3 lines each) DB9 connector.

DLLs and ActiveX controls for windows NT/95/98/2000

Domino Alpha2
Advanced monochrome industrial image grabbers card
|